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Low-temperature poly-silicon ͑LTPS͒ thin film transistors ͑TFTs͒ have been adopted in flat panel displays, including active-matrix liquid crystal displays and active-matrix organic light emitting diode displays. 1, 2 The major advantage of polycrystalline silicon ͑poly-Si͒ TFT technology is its suitability for multifunctional active-matrix displays, because it enables the integration of driver electronics, sensors, memories, and peripheral circuits on the glass substrate to produce system-on-glass ͑SOG͒ displays. 3, 4 The development of memory devices on glass substrates is critical to SOG technology, especially for data storage and power saving in applications of nonvolatile memories. 5 Nonvolatile memories such as flash memories and electrically erasable programmable read-only memories ͑EEPROMs͒ on silicon wafers have been extensively utilized in high-density memories, programmable logic, and microcontrollers. 6 However, fabricating nonvolatile memory devices with favorable electrical characteristics on glass substrates is difficult because of the limit on the glass transition temperature ͑T g ͒ of glass substrates. 7 Although EEPROMs with two active poly-Si regions have been manufactured using LTPS technology, 8 the areas that are occupied by memory devices must be considered in obtaining a high aperture ratio of the display panel. In this work, a poly-Si nonvolatile memory, fabricated on a glass substrate, was investigated to achieve good electrical characteristics. The poly-Si nonvolatile memory device with an oxide-nitride-oxide ͑ONO͒ stacked dielectric occupies a small area on a display panel. The memory characteristics and electrical reliability were also comprehensively examined.
The inset in Fig. 1 presents the low-temperature poly-Si TFT memory device, referred to as metal/oxide/nitride/ oxide/poly-Si ͑MONOS͒ memory. It was fabricated on a Corning 1737 glass substrate using LTPS technology, briefly described as follows. A buffer layer of SiO 2 and a 50-nm-thick amorphous hydrogenated silicon ͑a-Si: H͒ layer were deposited sequentially by plasma-enhanced chemical vapor deposition ͑PECVD͒, and were then dehydrogenated by furnace annealing at 450°C for 2 h. Following the dehydrogenation, the a-Si film was crystallized by typical XeCl excimer laser annealing ͑ELA͒ with a wavelength of 308 nm and an energy density of 400 mJ/ cm 2 . After the ELA poly-Si layer was islanded, stack structure was formed by the PECVD method with a 15-nm-thick tunnel silicon dioxide layer, a 25-nm-thick silicon nitride layer as a charge trapping center, and a 30-nm-thick blocking oxide layer. The blocking oxide prevents carriers in the gate electrode from being injected into the charge trapping layer by Fowler-Nordheim ͑FN͒ tunneling. MoW films were sputter deposited to produce the gate electrodes. Then, n + source and drain regions were formed by phosphorous ion doping with a dose of 4 ϫ 10 15 ions/ cm 2 at 10 keV. Thermal annealing was conducted at 450°C for 2 h to activate the dopant in the source ͑S͒ and drain ͑D͒ regions. ͑W͒ and channel length ͑L͒, of the MONOS memory device are 8 m. The overlap between the gate metal electrode and the n + doping region is 1 m. Figure 1 shows the transmission electron microscope ͑TEM͒ cross section of the ONO films on the surface of the poly-Si active region.
FN tunneling and channel hot electron ͑CHE͒ injection are the two main methods for programming nonvolatile memory devices. Fig. 2 . Additionally, the subthreshold swing ͑ϳ0.54 decade/ V͒ and the mobility ͑ϳ63.2 cm 2 /V s͒ remain almost constant during programming/erasing ͑P/E͒ operations. In the FN P/E operation, the threshold voltage shift is caused by the capture of charges in the nitride film ͑charge storage layer͒, and not the degradation of the device. 10, 11 The effects of CHE programming on the electrical characteristics of the MONOS memory device were also studied. Figure 3 plots the I D -V G characteristics of a device that was programed by the CHE method. The electrical degradation of the MONOS memory device was carefully observed. Traps in the grain boundaries of the poly-Si channels in the poly-Si TFT devices markedly affect electrical performance and reliability. The impact ionization activities of energetic carriers in a poly-Si TFT are enhanced by both the floating body effect and these traps, and contribute to the formation of the dangling bonds in the poly-Si film. 12 The CHE programming procedure provides electrons with high energy to enable them to pass from the channel into the charge storage layer, SiN x . Accordingly, a large voltage drop between the drain and the control gate is typically used in CHE programming. 9 However, the transport of some high-energy electrons can degrade the tunneling oxide as they penetrate the tunneling layer. The degradation is believed to be caused mostly by the generation of traps at the interface between the lowtemperature PECVD gate oxide and the poly-Si layer. Furthermore, avalanche breakdown occurs near the drain side of the MONOS memory device. A poly-Si TFT, fabricated on a glass substrate, exhibits the parasitic bipolar transistor activity, which causes the kink effect as in silicon-on-insulator devices. 13 The added drain current promotes impact ionization, worsening the floating body effect and causing premature breakdown. Therefore, channel hot electron injection is unsuitable for the programming of MONOS memory devices. FN tunneling that occurs in either the gate/drain overlap region or the channel region is acceptable for programming of poly-Si TFT memory devices. Figure 4͑a͒ plots the endurance characteristics of the MONOS memory device following various numbers of P/E cycles. The memory device can be P/E using the FN scheme with positive ͑+20 V͒ and negative ͑−40 V͒ voltage pulses, respectively. The threshold voltage window is 1.5 V at a P/E time of 10 −2 s. The memory window of 1.5 V is sufficiently large to identify digital states ͑0 or 1͒ in a logic memory circuit. The MONOS memory device maintains a wide threshold voltage window even after 10 4 P/E cycles. However, the memory device exhibits electrical degradation following 10 4 P/E circles. The upward threshold voltage shift may be caused by the creation of interface traps and the trapping of charges in the tunneling oxide. 13, 14 The threshold voltage depends also on the oxide charges and the deep trap states in the poly-Si film. 11, 15, 16 In Fig. 4͑b͒ , the threshold voltage shift of the MONOS memory device was measured after various periods, as the devices were heated at 60°C. MONOS memory exhibits good retention for 50 h, without a significant decline in the memory window, ⌬V t . It is robust when used in nonvolatile memory technology for activematrix display applications.
In summary, the characteristics of a MONOS-type memory device that was fabricated by LTPS TFT technology were extensively studied. The ONO stack gate dielectrics in the MONOS poly-Si memory device serve as tunneling oxide/charge storage layer/control oxide layers. The CHE scheme was experimentally observed to be inappropriate for programming of MONOS memory devices, because of electrical degradation. FN P/E procedures yield a memory window of 1.5 V for a P/E pulse time of 10 ms, without device degradation. Additionally, the proposed MONOS memory device exhibits good data endurance, maintaining a large threshold voltage window even after 10 4 P/E cycles. 
